


Fig. 1 Prior Art









Fig. 3A





6/62








Fig. 4A




```
ENTITY FXUCHK IS
                 PORT(
                             SIN
                                                   IN std ulogic;
                                                   IN std_ulogic;
                             Q_IN
                             RIN
                                                   IN std ulogic;
                                                                                             450
                             clock
                                                   IN std ulogic;
                                                   OUT std_ulogic_vector(0 to 1);
                             fails
                                                   OUT std ulogic vector(0 to 2);
                             counts
                             harvests
                                                   OUT std ulogic vector(0 to 1);
                         );
            -!! BEGIN
            -!! Design Entity: FXU;
           --!! Inputs
           -!! S IN
                                        B.C.S;
          --!! Q IN
--!! R IN
--!! CLOCK
                                        A.Q;
                                        R;
                                        clock;
           --!! End Inputs
           --!! Fail Outputs;
          --!! 0 : "Fail message for failure event 0";
--!! 1 : "Fail message for failure event 1";
                                                                                                       440
          --!! End Fail Outputs;
                                                                    451
           --!! Count Outputs;
           --!! 0 : <event0> clock;
          --!! 1 : <event1> clock;
--!! 2 : <event2> clock;
           --!! End Count Outputs;
           --!! Harvest Outputs;
          --!! 0 : "Message for harvest event 0"; --!! 1 : "Message for harvest event 1";
          --!! End Harvest Outputs;
457 ⟨ --!! End;
          ARCHITECTURE example of FXUCHK IS
          BEGIN
                 ... HDL code for entity body section ...
          END;
```


Fig. 4C




11/62





12/62



13/62









simulator cycle










Fig. 8A
Prior Art

18/62




Fig. 8B Prior Art

```
ENTITY FSM IS
    PORT(
              ....ports for entity fsm....
          );
    ARCHITECTURE FSM OF FSM IS
    BEGIN
              ... HDL code for FSM and rest of the entity ...
              fsm_state(0 to 2) <= ... Signal 801 ...
     853 √ -!! Embedded FSM: examplefsm;
     859√ -!! clock
                                : (fsm clock);
     854 --!! state_vector
                                : (fsm_state(0 to 2));
     855 √ --!! states
                                : (S0, S1, S2, S3, S4);
                                                                        852
                                                                              ≻860
     856 <--!! state_encoding: ('000', '001', '010', '011', '100');
            --!! arcs
                                : (S0 = > S0, S0 = > S1, S0 = > S2,
                                (S1 = > S2, S1 = > S3, S2 = > S2,
     857≺ --!!
                                 (S2 = > S3, S3 = > S4, S4 = > S0);
     858 ← --!! End FSM;
    END;
```

Fig. 80





Fig. 9


21/62



22/62


1036 <instantiation identifier > . < instrumentation entity name > . < design entity name > . < eventname >

Fig. 10B



<instantiation identifier>. <design entity name>. <eventname>

Fig. 10D




24/62

```
--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs

1163
1165
1161
1162
```

Fig. 11B

Fig. 11C



26/62

```
ENTITY X IS
       PORT(
          );
    ARCHITECTURE example of X IS
    BEGIN
      ... HDL code for X ...
                                         -1220
END;
```

Fig. 12B





Fig. 13A

28/62




```
c1364
ENTITY OVR IS
                               IN std ulogić vector(0 .. 4);
     PORT(
               ... other ports as required ...
                                OUT std ulogic vector(0 .. 4);
                                 OUT std ulogic
           );
                                          ر
1363
--!! BEGIN
--!! Design Entity: FOO;
--!! Inputs (0 to 4)
                                                                      1340
-!! R IN = > {R(0 .. 4)};
--!! :
... other ports as needed ...
                                                           -1351
--!!:
--!! End Inputs
--!! Outputs
-!! < R OVRRIDE > : R_OV(0 .. 4) = > R(0 .. 4) [RT];
--!! End Outputs
--!! End
ARCHITECTURE example of OVR IS
BEGIN
     ... HDL code for entity body section ...
END;
```

Fig. 13C


30/62

Fig. 13D



32/62

Fig. 14B




```
ENTITY DET IS
                                               IN std ulogic;
                 PORT(
                                               IN std_ulogic_vector(0 to 5);
                            В
                           C
                                               IN std ulogic;
                                               IN std ulogic;
                            D
                                               OUT std_ulogic_vector(0 to 2);
                            event x
                                               OUT std ulogic;
                            x here
                       );
           --!! BEGIN
           --!! Design Entity: LM;
           --!! Inputs
           --!! A
                                                                                     1480
                            P.Q.B;
           --!! B
           --!! C
                             P.C;
1491
           --!! D
           --!! End Inputs
           --!! Detections
--!! <event_x>:event_x(0 to 2) [x_here];
--!! End Detections
           --!! End;
           ARCHITECTURE example of DET IS
           BEGIN
                 ... HDL code ...
           END;
```

Fig. 140

					51660
1661				1662	
ſ	1:	X1	В3	X	COUNT1
	2:	X1.Z	B1	Z	COUNT1
	3:	X1.Z	B2	Z	COUNT1
	4:	X2	В3	X	COUNT1
1663	5:	X2.Z	B1	Z	COUNT1
	6:	X2.Z	B2	Z	COUNT1
	7:	Υ	B4	Υ	COUNT1
	8:	Y.Z	B1	Z	COUNT1
	9:	Y.Z	B2	Z	COUNT1

Fig. 15







Fig. 16B






Fig. 17A




Fig. 17B




Fig. 17C





Fig. 18A







Fig. 19A








Fig. 20A




Fig. 20B




Fig. 20C

47/62




Fig. 20D






Fig. 20E

AUS920000651US1
Gabele, et al.

Non-Redundant Collection Of Harvest Events
Within A Batch Simulation Farm Network








Fig. 20H





Fig. 201

53/62






Fig. 21B

55/62








Fig. 21C







AUS920000651US1
Gabele, et al.
Non-Redundant Collection Of Harvest Events
Within A Batch Simulation Farm Network














Fig. 23B




Fig. 23C